|
|
 |
|
|
 |
|
| |
|
|
| |
| |
ARC |
 |
ARC and ARC Subsystem Design and Verification Services |
|
ARC SoC DESIGN TO GDSII |
|
|
|
|
|
| |
 |
|
|
|
| |
|
| |
| |
- DESIGN CONSTRAINT DEFINITION FOR ARC PROCESSOR AND PLATFORM
- SYNTHESIS ENVIRONMENT : ARC625 & ARC605
- COMPLETE SETUP FOR 65nm, 90nm AND 130nm PROCESS
- FLOW FOR DESIGN COMPILER & RTL-COMPILER
- FORMAL VERIFICATION EQUIVALENCE CHECK WITH LEC & FORMALITY
- PHYSICAL PROTOTYPE OPTIMUM FLOORPLAN FOR ARC PROCESSOR : BETTER TIMING & DIE SIZE
|
| |
|
|
| |
 |
|
|
| |
© 2009, logicfab, All rights reserved |
|
